Title: METHOD FOR FORMING A METALLIZATION LAYER

In the Claims

- 1-20. (Canceled)
- 21. (Previously Presented) An integrated circuit, comprising:
 - a substrate;
- a first layer of material formed on the substrate, the first layer having contact vias extending through to the substrate, the first layer having a first surface potential;
- a second layer formed on the first layer, the second layer lining the contact vias, the second layer being patterned, the second layer having a second surface potential; and
- a metallization layer on the second layer, wherein the first layer and the second layer are selected to provide a desired difference between the first surface potential and the second surface potential such that the metallization layer is capable of being selectively electro-deposited on the second layer without being deposited on the first layer using a bipolar modulated voltage.
- 22. (Previously Presented) The integrated circuit of claim 21, wherein the metallization layer comprises non-alloy copper.
- 23. (Previously Presented) The integrated circuit of claim 21, wherein the metallization layer fills the contact vias.
- 24. (Previously Presented) The integrated circuit of claim 21, wherein the first surface potential is lower than the second surface potential.
- 25. (Previously Presented) An integrated circuit, comprising:
 - a substrate;
- a first layer of material formed on the substrate, the first layer having a first surface voltage;
- a second layer of material formed on the first layer, the second layer being patterned, the second layer having a second surface voltage, the second surface voltage being different than the

first surface voltage; and

a metallization layer formed on the second layer, wherein the metallization layer is capable of being selectively electro-deposited on the second layer without being deposited on the first layer using a bipolar modulated voltage because of the first surface voltage and the second surface voltage.

- 26. (Previously Presented) The integrated circuit of claim 25, wherein the metallization layer comprises non-alloy copper.
- 27. (Previously Presented) The integrated circuit of claim 25, wherein the first layer comprises polysilicon and the second layer comprises titanium nitride.
- 28. (Previously Presented) The integrated circuit of claim 25, wherein the first surface voltage is lower than the second surface voltage.
- 29. (Currently Amended) An integrated circuit during a process of formation of the integrated circuit, comprising:
 - a substrate;
- a first layer of material formed on the substrate, the first layer of material having an exposed surface for an applied first voltage;
- an insulator layer formed on the first layer, the insulator layer and the first layer having contact vias;
- a second layer formed on the first layer, the second layer lining the contact vias, the second layer of material having an exposed surface for an applied second voltage, wherein the applied second voltage and the applied first voltage provide a potential difference between between the first layer of material and the second layer of material; and
- a metallization layer on the second layer selectively electro-deposited on the second layer and not on the first layer using a bipolar modulated voltage because of the potential difference between the applied first voltage and the applied second voltage.

30. (Previously Presented) The integrated circuit of claim 29, wherein the metallization layer on the second layer fills the contact vias.

31-90. (Canceled)

- 91. (Previously Presented) An integrated circuit, comprising:
 - a substrate;
 - a borophosphosilicate glass (BPSG) layer formed on the substrate;
- a first layer of material formed on the BPSG layer, the first layer having contact vias extending through the BPSG layer to the substrate, the first layer having a first surface potential;
- a second layer formed on the first layer, the second layer being patterned, the second layer having a second surface potential different than the first surface potential, the second layer lining the contact vias; and
- a metallization layer formed on the second layer selectively electro-deposited on the second layer and not on the first layer using a bipolar modulated voltage because of the first surface voltage and the second surface voltage.
- 92. (Previously Presented) The integrated circuit of claim 91, wherein the first layer of material includes doped polysilicon.
- 93. (Previously Presented) The integrated circuit of claim 91, wherein the first layer of material includes undoped polysilicon.
- 94. (Previously Presented) The integrated circuit of claim 91, wherein the first layer of material includes germanium.
- 95. (Previously Presented) The integrated circuit of claim 91, wherein the second layer includes titanium nitride.

Page 6 Dkt: 303.085US4

- 96. (Previously Presented) The integrated circuit of claim 91, wherein the second layer includes a barrier layer material.
- 97. (Previously Presented) The integrated circuit of claim 91, wherein the first layer and the second layer have a thickness on the order of 100 to 500 \square .
- 98. (Previously Presented) The integrated circuit of claim 91, wherein the metallization layer fills the contact vias.
- 99. (Previously Presented) The integrated circuit of claim 91, wherein the first surface voltage is lower than the second surface voltage.
- 100. (Currently Amended) An integrated circuit, comprising:
 - a substrate;
- a first layer of material formed on the substrate, the first layer having a number of contact vias extending through to the substrate, the first layer having an innate first surface potential;
- a second layer formed on the first layer, the second layer lining the contact vias, the second layer having an innate second surface potential;
 - a metallization layer on the second layer; and
 - wherein the integrated circuit is formed by a method, comprising including:
 - forming the first layer of material on the substrate;
 - forming the number of contact vias in the first layer that extend to the substrate;
 - forming a second layer of material on the first layer of material such that the second layer of material lines the number of contact vias;
 - selectively removing portions of the second layer such that the remaining portion of the second layer defines the layout of the metallization layer and the contact vias; and
 - selectively electro-depositing the metallization layer on the second layer using a bipolar modulated voltage appropriate for the first surface potential of the

Filing Date: August 31, 2000

METHOD FOR FORMING A METALLIZATION LAYER

first layer of material and the second surface potential of the second layer of material.

- (Previously Presented) The integrated circuit of claim 100, wherein the metallization 101. layer includes copper.
- (Previously Presented) The integrated circuit of claim 100, wherein the bipolar modulated 102. voltage as a first duty cycle and a second duty cycle, and the method of forming the integrated circuit includes depositing metal ions on the second layer of material during the first duty cycle, and removing any metal ions from the first layer of material during the second duty cycle that were deposited on the first layer of material during the first duty cycle.
- (Previously Presented) The integrated circuit of claim 100, wherein the substrate includes 103. borophosphosilicate glass (BPSG).
- (Previously Presented) The integrated circuit of claim 100, wherein the first layer of 104. material includes polysilicon.
- (Previously Presented) The integrated circuit of claim 100, wherein the second layer of 105. material includes a barrier layer material.
- (Previously Presented) The integrated circuit of claim 100, wherein the metallization 106. layer includes copper.
- (Currently Amended) The integrated circuit of claim 100, wherein: 107. the substrate includes borophosphosilicate glass (BPSG); the first layer of material includes polysilicon; the second layer of material includes titanium nitride; and the metallization layer includes copper.

Page 8 Dkt: 303.085US4

- 108. (Currently Amended) An integrated circuit, comprising:
 - a substrate;
- a first layer of material formed on the substrate, the first layer having a number of contact vias extending through to the substrate;
 - an insulator layer formed on the first layer;
 - a second layer formed on the insulator layer, the second layer lining the contact vias;
 - a metallization layer on the second layer; and
 - wherein the integrated circuit is formed by a method, comprising including:
 - forming the first layer of material on the substrate and an insulator layer on the first layer of material;
 - forming the number of contact vias in the insulator layer and the first layer that extend to the substrate;
 - forming a second layer of material on the first layer of material;
 - selectively removing portions of the second layer such that the remaining portion of the second layer defines the layout of the metallization layer and the contact vias;
 - applying a first surface potential to the first layer of material and a second surface potential to the second layer of material; and
 - selectively electro-depositing the metallization layer on the second layer using a bipolar modulated voltage appropriate for the first surface potential of the first layer of material and the second surface potential of the second layer of material.
- 109. (Previously Presented) The integrated circuit of claim 108, wherein the metallization layer includes copper.
- 110. (Previously Presented) The integrated circuit of claim 108, wherein the bipolar modulated voltage as a first duty cycle and a second duty cycle, and the method of forming the integrated circuit includes depositing metal ions on the second layer of material during the first duty cycle,

METHOD FOR FORMING A METALLIZATION LAYER

and removing any metal ions from the first layer of material during the second duty cycle that were deposited on the first layer of material during the first duty cycle.

- (Previously Presented) The integrated circuit of claim 108, wherein the substrate includes 111. borophosphosilicate glass (BPSG).
- (Previously Presented) The integrated circuit of claim 108, wherein the first layer of 112. material includes polysilicon.
- (Previously Presented) The integrated circuit of claim 108, wherein the second layer of 113. material includes a barrier layer material.
- (Previously Presented) The integrated circuit of claim 108, wherein the metallization 114. layer includes copper.
- (Currently Amended) The integrated circuit of claim 108, wherein: 115. the substrate includes borophosphosilicate glass (BPSG);

the first layer of material includes polysilicon;

the second layer of material includes titanium nitride; and

the metallization layer includes copper.

- (Currently Amended) An integrated circuit, comprising: during a process of formation of 116. the integrated circuit, including:
 - a substrate;
- a first layer of material having a first surface potential and a number of vias extending to the substrate;
- a second layer of material having a second surface potential deposited on the first layer of material, the second surface potential and the first surface potential having a predetermined potential difference, the second layer lining the contact vias, the second layer of material being

Page 10 Dkt: 303.085US4

patterned;

a metallization layer selectively deposited on the second layer of material using a bipolar

modulated voltage having a first duty cycle and a second duty cycle such that, due to the bipolar

modulated voltage and the predetermined potential difference between the first surface potential

and the second surface potential, metal ions are deposited on the first layer of material and the

second layer of material during the first duty cycle and metal ions that were deposited on the first

layer of material during the first duty eyele are removed from the first layer of material and

remain on the second layer of material during second duty cycle.

117. (Previously Presented) The integrated circuit of claim 116, wherein the first surface

potential includes an innate first surface potential and the second surface potential includes an

innate second surface potential.

118. (Previously Presented) The integrated circuit of claim 116, wherein the first surface

potential includes an applied first surface potential and the second surface potential includes an

applied second surface potential.

119. (Previously Presented) The integrated circuit of claim 116, wherein the substrate includes

borophosphosilicate glass (BPSG).

120. (Previously Presented) The integrated circuit of claim 116, wherein the first layer of

material includes polysilicon.

121. (Previously Presented) The integrated circuit of claim 116, wherein the second layer of

material includes a barrier layer material.

122. (Previously Presented) The integrated circuit of claim 116, wherein the metallization

layer includes copper.

Page 11 Dkt: 303.085US4

Serial Number: 09/652,619 Filing Date: August 31, 2000

Title: METHOD FOR FORMING A METALLIZATION LAYER

123. (Currently Amended) The integrated circuit of claim 116, wherein: the substrate includes borophosphosilicate glass (BPSG); the first layer of material includes polysilicon; the second layer of material includes titanium nitride; and the metallization layer includes copper.

- 124. (Currently Amended) An integrated circuit, comprising:
 - a substrate;
- a first layer of material formed on the substrate, the first layer having contact vias extending through to the substrate, the first layer having a first surface voltage;

a second layer formed on the first layer, the second layer lining the contact vias, the second layer having a second surface voltage, the second surface voltage and the first surface voltage having a predetermined difference; and

a metallization layer <u>selectively</u> formed on the second layer <u>using a bipolar modulated</u> voltage having a first duty cycle and a second duty cycle, wherein:

the first duty cycle has a predetermined potential with respect to the first surface

voltage and the second surface voltage such that metal ions are deposited

on both the first layer and the second layer during the first duty cycle; and

the second duty cycle has a predetermined potential with respect to the first

surface voltage and the second surface voltage such that metal ions are

removed from the first layer and remain on the second layer during the

second duty cycle.

- 125. (Previously Presented) The integrated circuit of claim 124, wherein the metallization layer includes a copper metallization layer.
- 126. (Previously Presented) The integrated circuit of claim 125, wherein the first layer of material includes doped polysilicon.

METHOD FOR FORMING A METALLIZATION LAYER

(Previously Presented) The integrated circuit of claim 125, wherein the first layer of 127.

material includes undoped polysilicon.

128. (Previously Presented) The integrated circuit of claim 125, wherein the first layer of

material includes germanium.

129. (Previously Presented) The integrated circuit of claim 125, wherein the second layer

includes titanium nitride.

(Previously Presented) The integrated circuit of claim 125, wherein the second layer 130.

includes a barrier layer material.

131. (Previously Presented) The integrated circuit of claim 125, wherein the first layer and the

second layer have a thickness on the order of 100 to 500 Å.

132. (Previously Presented) The integrated circuit of claim 125, wherein the copper

metallization layer fills the contact vias.

(Previously Presented) The integrated circuit of claim 125, wherein the first layer has a 133.

first surface voltage, the second layer has a second surface voltage, and the first surface voltage is

lower than the second surface voltage.

(Previously Presented) The integrated circuit of claim 124, wherein the metallization 134.

layer includes a nickel metallization layer.

(Previously Presented) The integrated circuit of claim 134, wherein the first layer of 135.

material includes doped polysilicon.

- 136. (Previously Presented) The integrated circuit of claim 134, wherein the first layer of material includes undoped polysilicon.
- 137. (Previously Presented) The integrated circuit of claim 134, wherein the first layer of material includes germanium.
- 138. (Previously Presented) The integrated circuit of claim 134, wherein the second layer includes titanium nitride.
- 139. (Previously Presented) The integrated circuit of claim 134, wherein the second layer includes a barrier layer material.
- 140. (Previously Presented) The integrated circuit of claim 134, wherein the first layer and the second layer have a thickness on the order of 100 to 500 Å.
- 141. (Previously Presented) The integrated circuit of claim 134, wherein the nickel metallization layer fills the contact vias.
- 142. (Previously Presented) The integrated circuit of claim 134, wherein the first layer has a first surface voltage, the second layer has a second surface voltage, and the first surface voltage is lower than the second surface voltage.
- 143. (Previously Presented) The integrated circuit of claim 124, wherein the metallization layer includes a palladium metallization layer.
- 144. (Previously Presented) The integrated circuit of claim 143, wherein the first layer of material includes doped polysilicon.

METHOD FOR FORMING A METALLIZATION LAYER Title:

- (Previously Presented) The integrated circuit of claim 143, wherein the first layer of 145. material includes undoped polysilicon.
- (Previously Presented) The integrated circuit of claim 143, wherein the first layer of 146. material includes germanium.
- (Previously Presented) The integrated circuit of claim 143, wherein the second layer 147. includes titanium nitride.
- (Previously Presented) The integrated circuit of claim 143, wherein the second layer 148. includes a barrier layer material.
- (Previously Presented) The integrated circuit of claim 143, wherein the first layer and the 149. second layer have a thickness on the order of 100 to 500 Å.
- (Previously Presented) The integrated circuit of claim 143, wherein the palladium 150. metallization layer fills the contact vias.
- (Previously Presented) The integrated circuit of claim 143, wherein the first layer has a 151. first surface voltage, the second layer has a second surface voltage, and the first surface voltage is lower than the second surface voltage.
- (Reinstated-formerly claim #55) An integrated circuit, comprising: 152.
 - a substrate;
- a first layer of material formed on the substrate, the first layer having contact vias extending through to the substrate;
 - a second layer formed on the first layer, the second layer lining the contact vias; and
 - a copper metallization layer formed on the second layer.

- (Reinstated-formerly claim #56) The integrated circuit of claim 152, wherein the first 153. layer of material includes doped polysilicon.
- (Reinstated-formerly claim #57) The integrated circuit of claim 152, wherein the first 154. layer of material includes undoped polysilicon.
- 155. (Reinstated-formerly claim #58) The integrated circuit of claim 152, wherein the first layer of material includes germanium.
- (Reinstated-formerly claim #59) The integrated circuit of claim 152, wherein the second 156. layer includes titanium nitride.
- (Reinstated-formerly claim #60) The integrated circuit of claim 152, wherein the second 157. layer includes a barrier layer material.
- (Reinstated-formerly claim #61) The integrated circuit of claim 152, wherein the first 158. layer and the second layer have a thickness on the order of 100 to 500 Å.
- (Reinstated-formerly claim #62) The integrated circuit of claim 152, wherein the copper 159. metallization layer fills the contact vias.
- (Reinstated-formerly claim #63) The integrated circuit of claim 152, wherein the first 160. layer has a first surface voltage, the second layer has a second surface voltage, and the first surface voltage is lower than the second surface voltage.
- (Reinstated-formerly claim #64) An integrated circuit, comprising: 161.
 - a substrate;
- a first layer of material formed on the substrate, the first layer having contact vias extending through to the substrate, the first layer having a first surface voltage;

Title: METHOD FOR FORMING A METALLIZATION LAYER

a second layer formed on the first layer, the second layer lining the contact vias, the second layer having a second surface voltage; and

a copper metallization layer formed on the second layer.

- 162. (Reinstated-formerly claim #65) The integrated circuit of claim 161, wherein the first layer of material includes doped polysilicon.
- 163. (Reinstated-formerly claim #66) The integrated circuit of claim 161, wherein the first layer of material includes undoped polysilicon.
- 164. (Reinstated-formerly claim #67) The integrated circuit of claim 161, wherein the first layer of material includes germanium.
- 165. (Reinstated-formerly claim #68) The integrated circuit of claim 161, wherein the second layer includes titanium nitride.
- 166. (Reinstated-formerly claim #69) The integrated circuit of claim 161, wherein the second layer includes a barrier layer material.
- 167. (Reinstated-formerly claim #70) The integrated circuit of claim 161, wherein the first layer and the second layer have a thickness on the order of 100 to 500 Å.
- 168. (Reinstated-formerly claim #71) The integrated circuit of claim 161, wherein the copper metallization layer fills the contact vias.
- 169. (Reinstated-formerly claim #72) The integrated circuit of claim 161, wherein the first surface voltage is lower than the second surface voltage.

- 170. (Reinstated-formerly claim #73) An integrated circuit, comprising:
 - a substrate;
- a first layer of material formed on the substrate, the first layer having contact vias extending through to the substrate;
 - a second layer formed on the first layer, the second layer lining the contact vias; and a nickel metallization layer formed on the second layer.
- 171. (Reinstated-formerly claim #74) The integrated circuit of claim 170, wherein the first layer of material includes doped polysilicon.
- 172. (Reinstated-formerly claim #75) The integrated circuit of claim 170, wherein the first layer of material includes undoped polysilicon.
- 173. (Reinstated-formerly claim #76) The integrated circuit of claim 170, wherein the first layer of material includes germanium.
- 174. (Reinstated-formerly claim #77) The integrated circuit of claim 170, wherein the second layer includes titanium nitride.
- 175. (Reinstated-formerly claim #78) The integrated circuit of claim 170, wherein the second layer includes a barrier layer material.
- 176. (Reinstated-formerly claim #79) The integrated circuit of claim 170, wherein the first layer and the second layer have a thickness on the order of 100 to 500 Å.
- 177. (Reinstated-formerly claim #80) The integrated circuit of claim 170, wherein the nickel metallization layer fills the contact vias.

- (Reinstated-formerly claim #81) The integrated circuit of claim 170, wherein the first 178. layer has a first surface voltage, the second layer has a second surface voltage, and the first surface voltage is lower than the second surface voltage.
- 179. (Reinstated-formerly claim #82) An integrated circuit, comprising: a substrate;
- a first layer of material formed on the substrate, the first layer having contact vias extending through to the substrate;
 - a second layer formed on the first layer, the second layer lining the contact vias; and a palladium metallization layer formed on the second layer.
- 180. (Reinstated-formerly claim #83) The integrated circuit of claim 179, wherein the first layer of material includes doped polysilicon.
- 181. (Reinstated-formerly claim #84) The integrated circuit of claim 179, wherein the first layer of material includes undoped polysilicon.
- 182. (Reinstated-formerly claim #85) The integrated circuit of claim 179, wherein the first layer of material includes germanium.
- (Reinstated-formerly claim #86) The integrated circuit of claim 179, wherein the second 183. layer includes titanium nitride.
- (Reinstated-formerly claim #87) The integrated circuit of claim 179, wherein the second 184. layer includes a barrier layer material.
- 185. (Reinstated-formerly claim #88) The integrated circuit of claim 179, wherein the first layer and the second layer have a thickness on the order of 100 to 500 Å.

AMENDMENT UNDER 37 C.F.R. § 1.312

Serial Number: 09/652,619 Filing Date: August 31, 2000

Title: METHOD FOR FORMING A METALLIZATION LAYER

Page 19 Dkt: 303.085US4

186. (Reinstated-formerly claim #89) The integrated circuit of claim 179, wherein the palladium metallization layer fills the contact vias.

187. (Reinstated-formerly claim #90) The integrated circuit of claim 179, wherein the first layer has a first surface voltage, the second layer has a second surface voltage, and the first surface voltage is lower than the second surface voltage.